



INTERNATIONAL JOURNAL OF APPLIED SCIENCE ENGINEERING AND MANAGEMENT

E-Mail : editor.ijasem@gmail.com editor@ijasem.org





www.ijasem.org

Vol 16, Issue.3 Sep 2022

A study of Power Consumption Using High-Speed and Low-Power Comparator advanced ADC

¹Neeraj Kumar, Dr.²Durgam Kumaraswamy

¹ResearchScholar,OPJS University,Churu,Rajasthan ²Professor,OPJS University,Churu,Rajasthan

ABSTRACT

Today, the high performance of electronic equipment is dependent on the development ofhigh-speed analog to digital converter (ADC). And, the most common structure of highspeedADCisFlashADC.ThedesignofcomparatoristhemostcriticalpartintheFlashADC, since the speed and the resolution of Flash ADC is determined by the comparator. In this paper, a high-speed low-power comparator, which is used in a 2 Gsps, 8 bit Flash ADC, is designed TSMC CMOS process simulated. Based 0.18 um and on model. the comparator circuit is simulated with a 1.8 V power supply in Cadence environment. The result shows the second state of the satit can work at a 2GHZ clock frequency, and the dynamic power consumption is only 1.2mW, with 123.5 pstransmission delay. In addition, the average offset voltageofthiscomparatorisonly 676.3uV, which can meet the requirements of an 8-bit Flash ADC. There have threetypes of comparator can provide the high speed, such as multistage open loop comparator, the dynamic latch comparator, and the preamplifier-latch comparator. The multistageopenloop comparator can meet high-speed and high-precision, but it is hardly can provide thespeed more than 1Gsps. The dynamic latch comparator is widely utilized to satisfy the needfor high-speed. However, this kind of comparator has large offset voltage which affects theresolution of Flash ADC. The preamplifier-latch comparator can obtain high-speed and high-resolution because of its circuit structure. In this paper, by considering factors of speed and resolution, preamplifierlatchcomparatoristhechoiceforFlashADC.

1. Introduction

Lower power consumption and higher bandwidth are wthe two dominant requirements in designing nextgenerationhigh-end applications. The global trend across multiple marketsis for higher bandwidth in the same footprint at the same orlowerpowerandcost. The Internetisgoing mobileand video is driving bandwidth requirements at a growth rate of 50% yearon year. The march to 40G and 100G systems onthehorizon)isunderwaytosupportthisever-(with 400G growingbandwidth demand. Fierce competition is driving down prices.Spaceconstraintsabound, and coolingsolutions often domina the power budget, sometimes up to twice the te powerconsumption of the electronics. The next generation of 28-

nmhighendAlteraFPGAsaddressesthesechallengesthroughleadin g-edge technological innovation, integration, and reducedpowerconsumption.Designingnext-

generationFPGAstoaddressthecurrenttrendofhigherbandwidthan dlowerpoweris becoming much more challenging. Many factors must

becarefullyconsideredwhenplanninganewFPGAfamilytoensureth enewdevicescanaddressthepowerandperformancerequirements ofthetargetedapplicationsinvarious market segments. These factors include selecting therightprocesstechnology,designingtherightarchitecture,applyi ng the right software power optimization, and enablingeasier and power-efficient system-level design. Altera took aholistic approach in designing Stratix V FPGAs to deliver thelowestpowerand highest bandwidthFPGAs in the industry.Key innovations were introduced at various levels to optimizetheStratix VFPGAs'powerand performance for designerslookingtobuildahigher

bandwidthdesignwhilereducingthermalpowerconsumption(Figure 1).



www.ijasem.org

Vol 16, Issue.3 Sep 2022



Figure1.Altera'sHolisticApproachtoReducePowerandIncreaseBan dwidth

2. Power Consumption In High-End FPGA Designs

There are three components to power consumption: static,dynamic,andI/Opower.

StaticPower

StaticpoweristhepowerconsumedbytheFPGAwhenno signals are toggling. Both digital and analog logic consumestatic power. The sources of static leakage current in 28-nmtransistorsareshowninFigure2andTable1.



Figure2.SourcesofTransistorLeakage

Table 1. Main Sources of Mansistor Leakage					
Main Sources of Leakage	Impact	Mitigation Techniques			
Subthreshold leakage (I _{sub})	Dominant	 Lower voltage 			
		 Higher voltage threshold 			
		 Longer gate length 			
		 Dopant profile optimization 			
Gate direct-tunneling leakage (I _G)	Dominant	High-k metal gate (HKMG)			
Gate-induced gate leakage (I _{GIDL})	Small	Dopant profile optimization			
Reverse-biased junction leakage current (I _{REV})	Negligible	Dopant profile optimization			

Table1.MainSourcesofTransistorLeakage

Dynamic Power

Dynamic power is the additional power consumed throughthe operation of the device caused by signals toggling andcapacitive loads charging and discharging. As shown in Figure3, the main variables affecting dynamic power are capacitancecharging, the supply voltage, and the clock frequency. DynamicpowerdecreaseswithMoore'slaw bytakingadvantageofprocessshrinkstoreducecapacitanceandvolt age.Thechallengeisthatasgeometriesshrinkwitheachprocessshrin k,themaximumclockfrequencyincreases.Whilethepower

reduction declines for an equivalent circuit from processnode to process node, the FPGA capacity doubles and themaximumclockfrequencyincreases.



Figure3.VariablesAffectingDynamicPower

I/OPower

I/O power includes the power consumption consumed byI/Oblocks,includinggeneral-purposeI/Osandhighspeedserialtransceivers.Themainfactorsimpactinggeneralpurpose I/O power consumption are shown in Figure 4 andsummarizedinTable2.



Figure4.FactorsImpactingGeneral-PurposeI/O Power

Table2.MainFactorsImpactingG	eneral-PurposeI/C) P	owe

Main Factors Impacting I/O Power	Mitigation Techniques
Termination resistors (on-chip series termination (R_S OCT) and on-chip parallel termination (R_T OCT))	Dynamic on-chip termination (DOCT)
Output buffer drive strength	Programmable drive strength
Output buffer slew rate	Programmable slew rate
I/O standard (single ended, voltage referenced, or differential)	Support for multiple I/O standards
Voltage supply	Support for various voltage rails
Capacitive load (charging/discharging)	Interface dependent

Themainfactorsimpactingthepowerconsumptionofhighspeedserialtransceiversinclude:

- Datarates(Gbps)
- Pre-emphasisandequalizationsettings
- Interfaceload(chip-to-chiporchip-to-backplane)
- Transceivercircuitdesign

Figure5showsthebreakdownoftotalpoweracrossvarious high-end FPGA customer designs. Dynamic and I/OpowerdominatetheFPGA'stotalpowerconsumption.Because high-end FPGA designs tend to push the envelope in terms ofbandwidth and performance, they use more logic running at ahigher clock fMAX. With I/Os toggling at higher data rates andlogictogglingatfasterfrequencies,thecharginganddischarging ofloadsonandoffchipbecomesthemainconsumer of FPGA power. To effectively reduce total FPGApower,both staticand dynamicpowermust be

 $addressed while ensuring the {\sc FPGA'} sperformances till meets design requirements.$



Figure5.TotalPowerBreakdownacrossVariousHigh-EndFPGACustomerDesigns

3. Structure of Pre amplifier-Latch Comparator

A comparator, by definition is 'a circuit that compares thetwo analog input signals and decodes the difference into asingledigitaloutputsignal/[4].Thepreamplifier-

latchcomparatorisconsistingofpreamplifier, regenerative latchcom parator and an output latch. The preamplifier's role is toamplifyinputanalogsignals. Then, the regenerative latch compara torcomparestheenlargedsignalsfromthepreamplifier. As the last stage, output latch deals with theresults from the regenerative comparator, latch and generatesthedigitallevel(1or0)asthefinaloutputofcomparator.Int hepreamplifier-latch comparator, the main roles of preamplifier:firstly,itcanamplifytheinputsignalstoreducethecomp arisontime of regenerative latch comparator so as to improve thespeedofcomparator; inaddition, it also can amplify the differential inputsignalstoreducetheinfluenceoftheoffset

voltage. Therefore, the preamplifier should have a high gainand a wide bandwidth. In general, in order to improve thespeed of comparator, the first choice for latch comparator isregenerativeloopstructure[5]. The regenerative latch compared input signals by a positive feedback. It can quicklyamplified input signals to improve the speed [6]. In order tohave a stable digital level, it is better to add an output latchafter the regenerative latch comparator. So output latch is thelast stage and the final of comparator, output will be generatedbyit[7].Whentheregenerativelatchcomparatorisinthere setmode, output latch will keep the level of the last clock period.Outputlatchwillgeneratethefinaloutputwhentheregenerati velatchcomparatorisinthecomparemode.

Theoverallschematicofthehigh-speedandlow-power comparatorisshowninFig6.



Fig.6TheOverall Comparatorcircuit

4. Optimization of Comparator

1. Optimization of Pre amplifier

To get high bandwidth and high gain, the preamplifierneedsmultistageamplifiers.Butwiththeincreaseofsta ges,the transmission delay will increase, and the offset voltage alsoincreases. Meanwhile,the layout area and power consumptionincrease.Therefore,itisveryimportanttoselectthenu mberofstagestoreducethedelayofpreamplifier.Thedelayofpream plifiercanbeexpressedbyequation(1):

$$t = n\tau = \frac{n \cdot A^{\overline{n}}}{G \cdot BW} = \frac{1}{G \cdot BW} \cdot n \cdot A^{\overline{n}}$$
(1)

Where, t is the delay of preamplifier, n is the number of amplifiers, r is the delay of each amplifier, A is the gain of preamplifier, Gisthegainofeach amplifier; BW is the bandwidth of each amplifier. Fig 7 shows the simulation results of equation (1) with Matlab software tools. In Fig 8, X axis describes the number of amplifiers, Yaxis expresses total gain A, Z axis shows the transmission delay of preamplifiert.Fortheminimumoftransmissiondelay,nisbesttobe2,3or4. What's more, the preamplifier must have enough gain

4. What's more, the preampliner must have enough gain toamplify the input signals and to reduce the offset voltage ofcomparator.Consideringfactorsofgainandtransmissiondelay, the preamplifier should be consisting of 4 stages ofamplifierwhosegainisaboutconstante.



Fig.7SimulationResultsofEquation(1);



Fig.8The smallsignalmodel

2. Reduce the delay of Regenerative Latch Comparator

Theregenerativelatchcomparatorusesthepositivefeedback and amplifier to realize the comparison of two inputsignals.AsshowninFig8,thesmallsignalmodelofregenerative latch comparator is from an amplifier with positivefeedback[8].Accordingtothesmallsignalmodel,thetransmi ssiondelaycanbeanalyzedasfollows:

$$g_m V = \frac{V}{R_L} + C \frac{dV}{dt}$$

1

(2) Where,Cisthetotalcapacitance,includinginputcapacitance and output capacitance. From the integration ofequation(2),thetransmissiondelaytimeisasfollows:

$$\Delta t = t_2 - t_1 = \ln\left(\frac{V_2}{V_1}\right) \cdot \frac{C}{g_m} \left(1 + \frac{1}{g_m R_L - 1}\right)$$
(3)

5. Simulation Results

Based on TSMC 0.18um CMOS process model, the highspeed and low-power comparator is simulated with Spectre ofCadence. The comparator's clock frequency is 2GHZ, and powersupply 1.8V.Firstly,thereisthe thevoltage of is logicsimulationresultofthepreamplifier-latchcomparatorinFig9 (a) .When vin1 is bigger than vin2, the output terminal vout1 isathighlevel, and vout 2 is at low level. Secondly, the transmission delay of comparator is shown in Fig 9 (b). It isseen that the transmission delay between input and outputsignalsisabout123.5ps.Thesmalldelaycanmakethecompar atorworknormallyunderthehigh-frequencyclock.Thirdly, the power consumption of comparator is simulated, asshown in Fig. 9 (c). When the regenerative latch is in the resetmode, the static power consumption of the whole comparatoris only767.7uW.Butwhentheregenerativelatchisinthecompare mode, the dvnamic power consumption of the wholecomparator is about 1.234mW. Therefore, the average powerconsumptionisabout1mW.Andthen,thecomparatorissimula ted for 200 times Monte Carlo, and the offset voltagesimulation result is shown in Fig9 (d). The offset voltagedistributes mV -1.5 and 2 mV, between + and the averageoffsetvoltageisonly676.3uV.



(a) logicsimulationofcomparator;





(b)transmissiondelayofcomparator



(c)powerconsumptionofcomparator;(d)offsetvoltageofcomparatorFig.9Sim ulationResults

6. Conclusion

Thispaperproposedahigh-speedandlow-powercomparator in Flash ADC. Due to increase the speed of thecomparator, thispaperoptimizes the preamplifier and the regene rative latch comparator. The results show that it canworkata 2 GHZ clock rate, and the transmission delay time is only 123.5ps. What's more, the average power consumption of this comparator is about 1mW. The comparator can be used inFlashADCbecausethattheaverageoffsetvoltageof the comparatorisonly 676.3uV.

References

- Hao Gao; Baltus, P.; QiaoMeng; , "Low voltage comparator forhigh speed ADC," Signals Systems and Electronics (ISSSE),2010 International Symposium on , vol.1, no., pp.1-4, 17-20Sept.2010
- [2] GuoYongheng; Cai Wei; Lu Tiejun; Wang Zongmin; , "A Novel1GSPS Low Offset Comparator for High Speed ADC," INC,IMSandIDC,2009.NCM'09.FifthInternationalJointConferen ce on , vol., no., pp.1251-1254, 25-27 Aug. 2009doi:10.1109/NCM.2009.154
- [3] Li Liang; ZangJiafeng; Xu Zhen;, " Design of High-Speed Low-PowerClockedComparator,"SemiconductorTechnology,2008,V ol.33No.1,pp.11-18
- [4] Ahmad Shar, " Design of A High-Speed CMOS Comparator,"MasterThesis,2007
- [5] LiuHaitao;MengQiao;WangZhigong;,"A2-Gsps6-bitflashanalogto-digital converter in 0.18-um CMOS process, "HighTechnology, 2010,Vol.20No.2pp:180-184

[6] Tang Kai;MengQiao;LiuHaitao; "0.6um CMOS 300MHZ High-SpeedVoltageComparatorDesignforHigh-SpeedADC,"Chinese Journal Of ElectronDevices,2008,Vol.30,No.2,pp

:476-479

- [7] Chao Chen, "Design of a 6-bit Flash ADC",Master Thesis,2007
- [8] Baoni Han, "Design of High-Speed Comparator based on0.18umCMOS", Master Thesis, 2009
- [9] Yao Yuan;LiPing;LiZhangquan;, "Design of the fully differentialhighspeedlowvoltagelatchedcomparator,"Electroni cMeasurementTechnology,2009,Vol.32,No.7,pp:14-17
- [10] Solis, C.J.; Ducoudray, G.O.; , "High resolution low power0.6µmCMOS40MHzdynamiclatchcomparator,"Circuitsan dSystems(MWSCAS),201053rdIEEEInternationalMidwest Symposium on , vol., no., pp.1045-1048, 1-4 Aug.2010